HW/SW Partitioning Using High Level Metrics

نویسندگان

  • B. Knerr
  • M. Holzer
چکیده

The Kernighan/Lin graph partitioning heuristic, also known as min-cut, has been enhanced over decades and successfully adopted for circuit partitioning. During last years extended versions have been developed to address functional partitioning as it is needed to solve the much investigated co-design problem of partitioning a system’s coarse-grained functions among hardware and software components. In combination with advanced code parsing on system level to derive reliable metrics for execution time and hardware size, the heuristic is immediately applicable in an automatic way to achieve a partitioning decision in the early stages of a design process. In this paper we demonstrate a consistent design methodology combining advanced code analysis and an extended Kernighan/Lin heuristic for functional partitioning applied to an industry-designed UMTS receiver component at highest abstraction level.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The Interplay of Run- Time Estimation and Granularity in HW ISW Partitioning

An importantpresuppositionfor HW/SW partitioning aresophisticated estimation algorithms at a high level of abstraction that obtain high quality results. Therefore the granularities of estimation and partitioning have to be adapted adequately. In this paper we discuss the effects that arise when the granularities of partitioning and estimation are not adapted in a necessary way. Furthermore we p...

متن کامل

Design Space Exploration for Heterogeneous Multi Multi-Core Processor Dedicated Systems

This work faces the problem of the HW/SW co-design of dedicated systems based on heterogeneous multi multi-core processor architectures. In particular, it proposes an extension of a previous system-level design space exploration (DSE) approach able to suggest to the designer an HW/SW partitioning of the system specification and a mapping of the partitioned entities onto an automatically selecte...

متن کامل

Power estimation of embedded systems: a hardware/software codesign approach

The need for low-power embedded systems has become very significant within the microelectronics scenario in the most recent years. A power-driven methodology is mandatory during embedded systems design to meet system-level requirements while fulfilling time-to-market. The aim of this paper is to introduce accurate and efficient power metrics included in a hardware/software (HW/SW) codesign envi...

متن کامل

HW-SW partitioning for architectures with partial dynamic reconfiguration

Partial dynamic reconfiguration is a key feature of modern reconfigurable architectures such as the Xilinx Virtex series of devices. However, this capability imposes strict placement constraints such that even exact system-level partitioning (and scheduling) formulations are not guaranteed to be physically realizable due to placement infeasibility. We first present an exact approach for HW-SW p...

متن کامل

Trade-Offs in HW/SW Codesign

HW/SW codesign is becoming an increasingly more interesting research field because most practical systems consist of both HW and SW. In this paper we explore a bottom up HW/SW codesign strategy to investigate trade-offs in time behavior and area. A comparison of hardware and software implementations of low level modules is given. A first prototype implementation extracts time and area criteria ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004